Eintrag weiter verarbeiten
An improved architecture for designing modulo (2n-2p+1) multipliers
Gespeichert in:
| Zeitschriftentitel: | IEICE Electronics Express |
|---|---|
| Personen und Körperschaften: | , , |
| In: | IEICE Electronics Express, 9, 2012, 14, S. 1141-1146 |
| Medientyp: | E-Article |
| Sprache: | Englisch |
| veröffentlicht: |
Institute of Electronics, Information and Communications Engineers (IEICE)
|
| Schlagwörter: |
| author_facet |
Li, Lei Zhou, Lu Zhou, Wanting Li, Lei Zhou, Lu Zhou, Wanting |
|---|---|
| author |
Li, Lei Zhou, Lu Zhou, Wanting |
| spellingShingle |
Li, Lei Zhou, Lu Zhou, Wanting IEICE Electronics Express An improved architecture for designing modulo (2n-2p+1) multipliers Electrical and Electronic Engineering Condensed Matter Physics Electronic, Optical and Magnetic Materials |
| author_sort |
li, lei |
| spelling |
Li, Lei Zhou, Lu Zhou, Wanting 1349-2543 Institute of Electronics, Information and Communications Engineers (IEICE) Electrical and Electronic Engineering Condensed Matter Physics Electronic, Optical and Magnetic Materials http://dx.doi.org/10.1587/elex.9.1141 An improved architecture for designing modulo (2<i><sup>n</sup></i>-2<i><sup>p</sup></i>+1) multipliers IEICE Electronics Express |
| doi_str_mv |
10.1587/elex.9.1141 |
| facet_avail |
Online Free |
| finc_class_facet |
Technik Mathematik Physik |
| format |
ElectronicArticle |
| fullrecord |
blob:ai-49-aHR0cDovL2R4LmRvaS5vcmcvMTAuMTU4Ny9lbGV4LjkuMTE0MQ |
| id |
ai-49-aHR0cDovL2R4LmRvaS5vcmcvMTAuMTU4Ny9lbGV4LjkuMTE0MQ |
| institution |
DE-Bn3 DE-Brt1 DE-D161 DE-Zwi2 DE-Gla1 DE-Zi4 DE-15 DE-Pl11 DE-Rs1 DE-105 DE-14 DE-Ch1 DE-L229 DE-D275 |
| imprint |
Institute of Electronics, Information and Communications Engineers (IEICE), 2012 |
| imprint_str_mv |
Institute of Electronics, Information and Communications Engineers (IEICE), 2012 |
| issn |
1349-2543 |
| issn_str_mv |
1349-2543 |
| language |
English |
| mega_collection |
Institute of Electronics, Information and Communications Engineers (IEICE) (CrossRef) |
| match_str |
li2012animprovedarchitecturefordesigningmodulo2n2p1multipliers |
| publishDateSort |
2012 |
| publisher |
Institute of Electronics, Information and Communications Engineers (IEICE) |
| recordtype |
ai |
| record_format |
ai |
| series |
IEICE Electronics Express |
| source_id |
49 |
| title |
An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_unstemmed |
An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_full |
An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_fullStr |
An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_full_unstemmed |
An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_short |
An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_sort |
an improved architecture for designing modulo (2<i><sup>n</sup></i>-2<i><sup>p</sup></i>+1) multipliers |
| topic |
Electrical and Electronic Engineering Condensed Matter Physics Electronic, Optical and Magnetic Materials |
| url |
http://dx.doi.org/10.1587/elex.9.1141 |
| publishDate |
2012 |
| physical |
1141-1146 |
| description |
|
| container_issue |
14 |
| container_start_page |
1141 |
| container_title |
IEICE Electronics Express |
| container_volume |
9 |
| format_de105 |
Article, E-Article |
| format_de14 |
Article, E-Article |
| format_de15 |
Article, E-Article |
| format_de520 |
Article, E-Article |
| format_de540 |
Article, E-Article |
| format_dech1 |
Article, E-Article |
| format_ded117 |
Article, E-Article |
| format_degla1 |
E-Article |
| format_del152 |
Buch |
| format_del189 |
Article, E-Article |
| format_dezi4 |
Article |
| format_dezwi2 |
Article, E-Article |
| format_finc |
Article, E-Article |
| format_nrw |
Article, E-Article |
| _version_ |
1792342692336762880 |
| geogr_code |
not assigned |
| last_indexed |
2024-03-01T16:39:17.064Z |
| geogr_code_person |
not assigned |
| openURL |
url_ver=Z39.88-2004&ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fvufind.svn.sourceforge.net%3Agenerator&rft.title=An+improved+architecture+for+designing+modulo+%282n-2p%2B1%29+multipliers&rft.date=2012-01-01&genre=article&issn=1349-2543&volume=9&issue=14&spage=1141&epage=1146&pages=1141-1146&jtitle=IEICE+Electronics+Express&atitle=An+improved+architecture+for+designing+modulo+%282%3Ci%3E%3Csup%3En%3C%2Fsup%3E%3C%2Fi%3E-2%3Ci%3E%3Csup%3Ep%3C%2Fsup%3E%3C%2Fi%3E%2B1%29+multipliers&aulast=Zhou&aufirst=Wanting&rft_id=info%3Adoi%2F10.1587%2Felex.9.1141&rft.language%5B0%5D=eng |
| SOLR | |
| _version_ | 1792342692336762880 |
| author | Li, Lei, Zhou, Lu, Zhou, Wanting |
| author_facet | Li, Lei, Zhou, Lu, Zhou, Wanting, Li, Lei, Zhou, Lu, Zhou, Wanting |
| author_sort | li, lei |
| container_issue | 14 |
| container_start_page | 1141 |
| container_title | IEICE Electronics Express |
| container_volume | 9 |
| description | |
| doi_str_mv | 10.1587/elex.9.1141 |
| facet_avail | Online, Free |
| finc_class_facet | Technik, Mathematik, Physik |
| format | ElectronicArticle |
| format_de105 | Article, E-Article |
| format_de14 | Article, E-Article |
| format_de15 | Article, E-Article |
| format_de520 | Article, E-Article |
| format_de540 | Article, E-Article |
| format_dech1 | Article, E-Article |
| format_ded117 | Article, E-Article |
| format_degla1 | E-Article |
| format_del152 | Buch |
| format_del189 | Article, E-Article |
| format_dezi4 | Article |
| format_dezwi2 | Article, E-Article |
| format_finc | Article, E-Article |
| format_nrw | Article, E-Article |
| geogr_code | not assigned |
| geogr_code_person | not assigned |
| id | ai-49-aHR0cDovL2R4LmRvaS5vcmcvMTAuMTU4Ny9lbGV4LjkuMTE0MQ |
| imprint | Institute of Electronics, Information and Communications Engineers (IEICE), 2012 |
| imprint_str_mv | Institute of Electronics, Information and Communications Engineers (IEICE), 2012 |
| institution | DE-Bn3, DE-Brt1, DE-D161, DE-Zwi2, DE-Gla1, DE-Zi4, DE-15, DE-Pl11, DE-Rs1, DE-105, DE-14, DE-Ch1, DE-L229, DE-D275 |
| issn | 1349-2543 |
| issn_str_mv | 1349-2543 |
| language | English |
| last_indexed | 2024-03-01T16:39:17.064Z |
| match_str | li2012animprovedarchitecturefordesigningmodulo2n2p1multipliers |
| mega_collection | Institute of Electronics, Information and Communications Engineers (IEICE) (CrossRef) |
| physical | 1141-1146 |
| publishDate | 2012 |
| publishDateSort | 2012 |
| publisher | Institute of Electronics, Information and Communications Engineers (IEICE) |
| record_format | ai |
| recordtype | ai |
| series | IEICE Electronics Express |
| source_id | 49 |
| spelling | Li, Lei Zhou, Lu Zhou, Wanting 1349-2543 Institute of Electronics, Information and Communications Engineers (IEICE) Electrical and Electronic Engineering Condensed Matter Physics Electronic, Optical and Magnetic Materials http://dx.doi.org/10.1587/elex.9.1141 An improved architecture for designing modulo (2<i><sup>n</sup></i>-2<i><sup>p</sup></i>+1) multipliers IEICE Electronics Express |
| spellingShingle | Li, Lei, Zhou, Lu, Zhou, Wanting, IEICE Electronics Express, An improved architecture for designing modulo (2n-2p+1) multipliers, Electrical and Electronic Engineering, Condensed Matter Physics, Electronic, Optical and Magnetic Materials |
| title | An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_full | An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_fullStr | An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_full_unstemmed | An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_short | An improved architecture for designing modulo (2n-2p+1) multipliers |
| title_sort | an improved architecture for designing modulo (2<i><sup>n</sup></i>-2<i><sup>p</sup></i>+1) multipliers |
| title_unstemmed | An improved architecture for designing modulo (2n-2p+1) multipliers |
| topic | Electrical and Electronic Engineering, Condensed Matter Physics, Electronic, Optical and Magnetic Materials |
| url | http://dx.doi.org/10.1587/elex.9.1141 |